Abstract-This paper shows that the group delay of a delay circuit does not give sufficient information to predict the delay vs. frequency. A new criterion (f ϕ=0 ) is proposed that characterizes the delay variations over a specified frequency range. The mathematical derivation of f ϕ=0 for a single delay block and a cascade of delay blocks is shown. As examples the criterion is applied to the design of an RC and LC delay block. Delay predictions based on f ϕ=0 are compared with simulation results, showing reasonable agreement.
INTRODUCTION
Time delay circuits have wide applications in different systems, such as beamforming systems, delay locked loops, filters and equalizers. In some of these applications it is important to maintain constant delay over a significant frequency band, e.g. for wideband beamforming systems ("phased array") [1] . This is because delay variations result in changes of the beam pattern, such as in beam direction and side lobe levels [1] . As practical delay circuits show some delay variation over frequency, characterizing this variation over the relevant band is important.
The quality of time delay circuits is often evaluated in terms of group delay. In this paper we want to show that group delay is useful, but not sufficient, to characterize delay variation vs. frequency. This paper proposes a criterion that, together with group delay, relates the delay variation and frequency bandwidth to each other. Both an ideal phase shifter and ideal delay block should have unity gain, but they have different group delays versus frequency. Group delay (τ g ) is defined as follows [2] :
For an ideal phase shifter, the group delay vs. frequency is constant and equal to zero. For an ideal time delay block it is also constant but non-zero, with a group delay equal to the amount of time delay (see Fig. 1 ).
For a phase shifter block the conditions of zero group delay and unity amplitude gain vs. frequency defines the necessary and sufficient conditions to define the block as an ideal phase shifter. However, the condition of constant group delay and unity amplitude gain vs. frequency does not necessarily correspond to constant time delay. 2 , where the time delays are equal to τ 1 =-ϕ 1 /2πf 1 and τ 2 =-ϕ 2/ 2πf 2 respectively. So the group delay is the same, but the time delay is not, which shows that knowledge about group delay is not sufficient to quantify the amount of time delay versus frequency [3] , [4] .
In section II we propose a new criterion f ϕ=0 that relates the amount of time delay variation to the frequency range. In section III, the amount of time delay variation for circuits with a frequency dependent group delay is analyzed. Section IV gives examples, and derives f ϕ=0 equations for two commonly used time delay circuits: an RC and an LC delay circuit. In section V we extract f ϕ=0 for a cascade of time delay blocks. In section VI we verify the ability of the proposed criterion f ϕ=0 to predict the time delay variation for the RC and LC delay circuits, while section VII draws conclusions. This point can be any point of the line in the relevant frequency band or any point on the linearly extrapolated phase line. We propose to use the point with zero phase where the line crosses the frequency axis and we will call this frequency f ϕ=0 . We introduce f ϕ=0 as a new criterion to approximately quantify time delay variations inside the frequency band. The criterion has some interesting characteristics:
1. f ϕ=0 =0 corresponds to ideal (constant) time delay behavior inside the band 2. f ϕ=0 =±∞ corresponds to ideal (constant) phase shift behavior inside the band.
3. f ϕ=0 ≠0 in combination with constant group delay corresponds to approximate time delay behavior, where the delay variation versus frequency can be predicted accurately. We will now relate the time delay variation for these time delay block approximations, based on the center frequency of the band (f 0 ), the frequency range (±∆f), the group delay (τ g ) and the proposed criterion (f ϕ=0 ) which is shown in Fig. 4 . The amount of time delay at f 0 is -ϕ(f 0 )/2πf 0 , whereas it is -ϕ(f 0 +∆f)/2π(f 0 +∆f) at f 0 +∆f, and -ϕ(f 0 -∆f)/2π(f 0 -∆f) at f 0 -∆f. Equation 2 defines the phase versus frequency, depending on group delay (τ g ) and f ϕ=0 . Equations 3 and 4 show time delays at frequencies f 0 and f 0 +Δf. We can also find the delay at f 0 -Δf from equation 2. However, because the ϕ vs. f transfer function of Fig 4 is odd symmetric around f 0 the absolute delay variation from f 0 -Δf to f 0 is equal to delay variation from f 0 to f 0 +Δf. Because of this reason, we solve the equations only for upper half part of the frequency. Illustration of a phase characteristic of a delay block which has constant group delay inside [f0-Δf , f0+Δf]
The ratio of the delay variation inside the band to the absolute value of the delay at f 0 is useful to quantify the relative deviation of the delay that we can get inside the band (sometimes referred to as delay error or delay accuracy). Equation 5 shows this ratio and also an approximation for the condition ∆f/f 0 <<1. Because group delay is considered constant in the frequency range, Equation 5 is independent of the group delay. 
For a block with constant phase in the frequency band, f ϕ=0 becomes infinite and with condition ∆f/f 0 <<1 equation 5 will result in equation 6:
For an ideal time delay, f ϕ=0 is equal to zero and equation 5 will result in:
In summary, if f ϕ=0 is non-zero and the group delay is constant for a circuit, it can be used as an approximation of a time delay circuit. Equation 5 gives the relative variation of the time delay over the band. In the next section we derive the time delay variation for more realistic time delay blocks for which the group delay is frequency dependent.
III. TIME DELAY OF BLOCKS WITH FREQUENCY DEPENDENT GROUP DELAY Fig 5 shows ϕ vs. f characteristic of a typical practical delay circuit with a group delay that is frequency dependent. If we know the group delay of the characteristic at the center frequency f 0 of the band, we can again derive an estimate of the delay for f 0 +∆f. Figure 5 .
Phase vs. frequency transfer function with a frequency dependent group delay
To this end we draw the slope-line at the point (f 0 ,ϕ(f 0 )). This line crosses the f-axis at point f ϕ=0, and hence the following equation holds:
If inside the band, the variation of the phase around f 0 is not very large, we can approximate it with the first two terms of a Taylor series. In this case the calculations are identical to those in the previous section and the delay at f 0 +∆f can be estimated with equation 4, while the relative delay variation can be assessed by equation 5.
If desired, of course a higher order Taylor series also can be used to take into account the effect of the curvature in the phase characteristic on delay as shown by equations 9 and 10: ( 
If ∆f/f 0 <<1 then this equation can be approximated as: 
However, for finding time delay, in many cases a linear approximation of the phase vs. frequency curve is enough and there is no need to use the second order term of the Equation 10. In the next section we explain how to find f ϕ=0 at any point of the phase vs. frequency curve.
IV. F ϕ=0 FOR AN RC AND LC CIRCUIT
There are different types of time delay circuits and based on their structure they show different phase-frequency transfer functions. We will now solve equation 8 for two commonly used examples of delay blocks, an RC delay block and an LCsegment of an infinite LC delay line [5] . If we assume that the operating frequency of an LC delay line is much less than (2π)
, the load impedance which every segment sees at its output is real and equal to Z 0 =(L/C) 0.5 , (the "characteristic impedance"). ( )
These equations show that the amount of f ϕ=0 increases for higher center frequency, leading to more delay variation according to equation 5, which fits to the expectation. t a n 2 2
Again, we see an increase of the f ϕ=0 for higher center frequency.
V. F ϕ=0 OF THE CASCADED DELAY BLOCKS Fig 7 shows the phase vs. frequency of two different delay blocks for the range between f 0 and f 0 +Δf. They have different group delay and f ϕ=0 . Cascading them with buffers in between which omits the loading effect between them, or cascading them without buffer but with considering the loading effect of the next stage on the previous one results in a new delay block. We will now derive the f ϕ=0 for the cascade. Cascading delay blocks
The group delay of the cascade is equal to the sum of the group delays of each individual block and its f ϕ=0 will be found by adding two transfer functions of fig 7 and finding the frequency for which the extrapolated phase is zero. The result of f ϕ=0 for cascaded circuits is written in equation 14.
Equation 14 shows that if two delay blocks are the same, then f ϕ=0 will be the same as for the individual blocks. Also, for the LC delay line in Fig 6a, in which the loading effect is already taken into account, the f ϕ=0 of the whole delay line is equal to that of each LC segment.
VI. SIMULATION RESULTS:
To examine the ability of the proposed criterion f ϕ=0 to predict time delay variations over a frequency band, we continue with two examples of delay circuits: 1) an RC delay block and 2) an LC delay line. Suppose that both of them are designed for f 0 =1GHz and we want to evaluate their time delay variation at ±100 MHz around f 0 . For both of the examples we use linear approximation of the phase vs. frequency transfer function and we will show that it results in a reasonable approximation of the circuit behavior.
Example 1: An RC time delay block (Fig 6a) , with R=1KΩ, C=490fF, at f 0 =1GHz has a time delay equal to τ d =200 psec. The question is now; what are the time delays at f 0 ±(100 MHz)?. Substituting these values in equation 11 a and solving f ϕ=0 at f 0 =1GHz, we find f ϕ=0 =-3.28 GHz. The maximum time delay variation inside the frequency band is found from equation 5. In Fig 8, curve (a) shows ϕ vs. f for the simulation results of the RC delay block. Table 1a shows the delays which results from calculation, simulation and the relative error of calculation results to simulation results.
Example 2: An LC delay line (Fig 6 b) , with L=1nH, C=253fF, at f 0 =1GHz after the 12 th cell shows a delay equal to τ d =204.2psec (a delay value near to example 1). Again we want to find the time delays at f 0 ±(100 MHz). Equation 13b
can be used as 2π(LC) 0.5 f 0 =0.1<<1. We find the value of f ϕ=0 for every LC delay cell which is loaded with Z 0 =(L/C) 0.5 . For every LC cell the calculation result is f ϕ=0 =-10MHz. Because the loaded LC cells are cascaded then equation 14 can be used for finding the overal f ϕ=0 of the LC delay line which results in: f ϕ=0,Circuit = f ϕ=0,every cell =-10MHz. In Fig 8, curve (b) shows ϕ vs. f for the simulation results of the LC delay circuit. Table  1b shows the delays which results from calculation, simulation and the relative error between them. The results show that the formula predicts the simulation with quite acceptable accuracy (a few % over +/-10% frequency variation around the center frequency).
VII. CONCLUSION
This paper shows that group delay alone is not sufficient for characterizing the delay variation in delay blocks and proposes f ϕ=0 as an additional criterion. The combination of f ϕ=0 with the group delay allows for estimating the delay variations over a certain frequency band around center frequency f 0 . Equations for f ϕ=0 for an RC delay cell and LC delay section have been derived and compared to simulations, showing the prediction is within few percents over 10% frequency variation.
